The state of agentic AI in chip design tools in 2026 — Cadence, Synopsys, and Siemens all pitch autonomous engineers


Three companies, Cadence, Synopsys, and Siemens EDA, dominate chip design software. Their software takes you from chip specification to a manufacturable layout. As AI has rapidly advanced, so have their Electronic Design Automation (EDA) agents, all sporting notable improvements in 2026. The addition of a reasoning model helps drive that flow for Cadence’s ChipStack super agent, Synopsys’ AgentEngineer, and Siemens’ Fuse EDA AI agent, each with its own claims to fame. Cadence at Computex on June 1 said its agent reached what it calls Level 5 autonomy. Rob Knoth, Senior Group Director of Strategy and New Ventures at Cadence, told Tom’s Hardware Premium that the demo was “what we call bounded Level 5 in one domain,” with the bulk of super-agent tech at “I’d say advanced Level 4.”

Synopsys said its spec-to-RTL (Register Transfer Level) workflow shown on March 11 reached “L4,” and the company told Tom’s Hardware Premium it now claims L5 capabilities for its long-horizon agents. Siemens’ agent launched March 16 with “self-verifying” loops announced on July 26. Meanwhile, outside these big three, Empyrean’s chairman, Liu Weiping, stated on Sept. 9 that its agent cut a layout task from four weeks to one, according to the South China Morning Post.



Source link

About Author /

Start typing and press Enter to search

×

Login

Enable Notifications OK No thanks